Skip to main content

Posts

Showing posts from September, 2017

Architecture of Intel 8086

8086 Block Diagram Figure shows internal architecture of 8086. It is internally decided into two functional units: Bus Interface Unit(BIU) Execution Unit These functional units can work simultaneously to increase the system speed and hence the throughput. Throughput is the measure of instruction executed per unit time. 8086 Internal Architecture Block Diagram 1. Bus Interface Unit(BIU) The bus interface unit is the 8086's interface to the outside world. It provides a full 16-bit bi-directional data bus and 20-bit address bus. The BIU is responsible for performing all external bus operations, as listed below. Functions of Bus Interface Unit t sends address of memory or I/O It fetches instruction from memory. It reads data from port/memory. It writes data into port/memory. It supports instruction queueing. It provides the address relocation facility. To implement these functions the BIU contains, the instruction queue, segment registers instruction

Intel 8086 processors

The Intel 8086 In 1978, Intel(Integrated Electronics) came out with the 8086 processor. The Intel 8086 is a 16-bit microprocessor, implemented in N-channel, depletion load, silicon gate technology(HMOS), and packaged it in a 40 pin dual in line package. In this blog , we study  fearures, architecture, register organisarion, bus operation and memory segmentation etc. Features of 8086 The 8086 is a 16-bit microprocessor. The term "16-bit" means that its arithmetic logic unit, internal registers and most of its instructions are designed to work with 16-bit binary words. The 8086 has a 16-bit data bus, so it can read data from or write data to memory and ports either 16 bits or 8 bits at a time.  The 8086 has a 20-bit address bus, so it can directly access 2 20 or 10,48,576 (1Mb) memory locations. Each of the 10,48,576 memory locations is byte wide. Therefore the 16-bit words are stored in two consecutive memory locations. The 8086 can generate 16-bit I/O addr

Generating Sine Wave Using 8085 and DAC

Strategy Is it possible to create a beautiful sine wave using our microprocessor or microcontroller. What strategy we want to use. According to us it is possible. To generate sine wave we have to output digital equivalent values which will represent sine wave as shown in figure. Digital data 00H represents -2.5V. The 7FH represents 0V6 and FFH represents +2.5V. The digital equivalent for sine wave can be calculated as follows. We know that sin 0°=0 and sin 90°=1 . The range in 0° to 90° is distributed over digital range of 7FH to FFH i.e.,(FFH to 7FH) 128 decimal steps. Therefore taking 128 as a offset we can write digital equivalent value for sin θ =(128+128×sin ɑ) . Where ɑ  is an angle in degrees which varies from -90° to +90° with a period of 5°. By changing the value of ɑ to less than 5°, you can get more accurate sine wave. Now you have to enter DATA(approximate hex code) in corresponding memory location as shown in the table below: Address Algle(θ) Degree(ɑ) He

Ekadhikena Poorvena

The meaning of Ekadhikena Poorvena is one more than the previous one. We can use this technique in multiplication of two numbers. We can use this technique iff the sum of two numbers in the ten's position(shown in red colour) is 10 and other position(shown in blue colour) of multiplicand remain same. For example: 2 5 × 2 5 3 8 × 3 2 4 3 × 4 7 13 6 × 13 4 etc. Now you may get idea about when you have to use this vedic mathematic technique. Now we can check first case 25×25. In this case the 2 is poorva padham(previous number) and hence ekadhikena poorvena(one more than previous one; poorva padham) is 2+1=3. Now interesting to know that, 25×25= 2×(2+1)/(5×5)            = 6/25=625 Same way, • 38×32= 3×(3+1)/(8×2)              = 12/16=1216 • 43×47= 4×(4+1)/(3×7)              = 2021 • 136×134= 13×(13+1)/(6×4)                  = 182/24= 18224